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A 58nW ECG ASIC with Motion-tolerant Heartbeat
Timing Extraction for Wearable Cardiovascular
Monitoring
David Da He, and Charles G. Sodini, Fellow, IEEE
Abstract—An ASIC for wearable cardiovascular monitoring
is implemented using a topology that takes advantage of the
electrocardiogram’s (ECG) waveform to replace the traditional
ECG instrumentation amplifier, ADC, and signal processor with
a single chip solution. The ASIC can extract heartbeat timings
in the presence of baseline drift, muscle artifact, and signal
clipping. The circuit can operate with ECGs ranging from the
chest location to remote locations where the ECG magnitude is as
low as 30µV . Besides heartbeat detection, a midpoint estimation
method can accurately extract the ECG R-wave timing, enabling
the calculations of heart rate variability. With 58nW of power
consumption at 0.8V supply voltage and 0.76mm2 of active die
area in standard 0.18µm CMOS technology, the ECG ASIC
is sufficiently low power and compact to be suitable for long
term and wearable cardiovascular monitoring applications under
stringent battery and size constraints.
Index Terms—Electrocardiogram, heart rate, motion artifacts,
cardiovascular monitoring, wearable sensor.
I. INTRODUCTION
CARDIOVASCULAR disease (CVD) affects 37% of theUnited States population and is the leading cause of
death in the U.S. [1]. One type of CVD is cardiac arrhythmia,
which is characterized by irregular heartbeat intervals. The
most common form of cardiac arrhythmia is atrial fibrillation
(AF) [2]. AF occurs when the atrium exhibits rapid and irreg-
ular contractions. AF is often undiagnosed, but increases the
risk of stroke and heart failure by up to nine times [2]. Another
example of arrhythmia is premature ventricular contraction
(PVC). PVC’s can be the symptom of an underlying CVD
such as cardiomyopathy. Both AF and PVC can be identified
using continuous heartbeat timing monitoring [3].
The electrocardiogram (ECG) is a non-invasive surface mea-
surement of the heart’s electrical potentials and is a primary
tool for the assessment of cardiac health. Traditionally, the
topology for an ECG heartbeat detection circuit consists of a
low noise instrumentation amplifier (IA), an anti-alias filter,
an ADC, and a digital processor [4] [5] [6]. This topology is
shown in Fig. 1(a) along with a labeled ECG in Fig. 1(c).
In this conventional topology, the IA amplifies the differen-
tial ECG signal with low noise op amps. The gain of the IA
is set so that the amplified output is not saturated. After the
anti-alias filter, the ADC uniformly quantizes the ECG signal,
treating small features such as the ECG’s P-wave and large
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features such as the ECG’s R-wave with equal resolution. The
ADC is usually implemented with a medium resolution SAR
architecture to minimize power consumption. Finally, to detect
heartbeats, the digitized ECG is processed using an algorithm
to detect R-waves. Depending on the computational power
available, such an algorithm ranges from simple thresholding
to wavelet transforms. Even with a deep subthreshold digital
processor such as in [6], the digital R-wave detection algorithm
can consume three times higher power than the analog front
end.
The traditional topology is necessary for clinical ECG
measurements, where multi-lead ECG signals are acquired
with high fidelity in order to diagnose arrhythmias. These
recordings are usually quantized with at least 12 bits to
preserve P-wave details [7]. The American Heart Association
recommends a sampling frequency of at least 150Sa/s to
capture all features, while stating that a bandwidth of 1Hz to
30Hz generally produces a stable ECG without artifacts [8].
However, as mentioned, common arrhythmias can be de-
tected with heartbeat timing monitoring where only the R-
wave timing is needed. To take advantage of this fact, a
new topology is presented that removes the need for the
ADC and the signal processor to decrease the overall circuit’s
complexity, power, and area. The demonstrated ASIC receives
the ECG signal as an analog input and outputs a digital
heartbeat signal, while being tolerant to signal interferers such
as motion artifacts.
This paper is organized into the following sections. Sec-
tion II explains how the proposed topology operates. Sec-
tion III discusses each circuit block in detail. In Section IV,
measured results from both testbench and human subject tests
are presented. Furthermore, a method to accurately extract R-
wave timings from the ASIC output is validated using clinical
data.
II. PROPOSED CIRCUIT TOPOLOGY
The proposed topology is based on the fact that heartbeat
detection relies on the ECG’s QRS complex, which has a
higher frequency content and a greater magnitude than the
adjacent ECG features. This circuit topology is shown in
Fig. 1(b).
In Fig. 1(b), the differential ECG signal is first amplified
by a low noise programmable gain amplifier (PGA). The
PGA’s output signal is split into two paths. The first path
goes through the “QRS Amp,” which has a bandwidth that
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preserves the QRS complex. The second path goes through
the “Baseline Amp,” which has an equal gain but a lower
bandwidth to preserve only the low frequency baseline drift
caused by motion artifacts. Then, a positive inline DC offset
VDC is added to VBaseline to create an adaptive threshold
VBaseline+DC . A QRS complex (or heartbeat) occurs when-
ever VQRS > VBaseline+DC . This comparison is performed by
a comparator, which consequently pulses a high DOUT when

















































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Fig. 1. a) The traditional topology for ECG heartbeat detection, b) the
proposed topology with voltage nodes labeled, and c) an ECG waveform
illustrating the QRS complex, baseline, baseline with VDC offset, and digital
output.
To correctly set VDC , it is incremented until the period
between DOUT pulses is regular and is in the range of human
beat-to-beat interval. As shown in Fig. 1(c), there is a wide
range of valid VDC values since VDC can be set at any
level between the R-wave and the next highest amplitude
feature (usually the T-wave). Because respiration causes slight
baseline modulation of the ECG, we use four respiratory
cycles to complete the VDC calibration routine, which takes
20 seconds on average. This calibration is performed at the
beginning of measurement by an external microcontroller that
consumes 5µA at a clock frequency of 4kHz, which is
powered off afterwards.
During measurement, VDC may need to be recalibrated if
the measurement condition changes significantly due to motion
artifacts or muscle noise. The need to recalibrate VDC can be
detected in real time when DOUT exceeds the human heart
rate range or when DOUT becomes irregularly spaced. Once
detected, the initial calibration routine can be rerun to update
VDC . If the irregular DOUT is caused by actual irregular R-
waves, then the recalibration will be unable to complete, in
which case arrhythmia can be implied.
There are several advantages to this topology in terms
of circuit design. First, no signal processor or ADC is re-
quired, which significantly reduces the device’s power and
area. Second, a low voltage supply is possible because a
clipped R-wave that exceeds the amplifier’s output range still
possesses heartbeat information. Third, any comparator offset
is automatically compensated due to the VDC calibration.
Fourth, amplifier linearity is unimportant because the signal
path is highly nonlinear. In terms of practical usage, this
topology is tolerant to motion artifacts because the signal is
differentially compared against its own baseline. Furthermore,
no predefined subject-dependent parameters are needed.
III. CIRCUIT DESIGN
A. Programmable Gain Amplifier
The PGA’s function is to amplify the ECG directly from the
electrodes with minimal circuit noise and power while having
a range of gain to adapt to various ECG amplitudes. Fig. 2
shows the schematic of the PGA, which consists of an op amp



































































































































































































Fig. 2. The PGA schematic.
Sensing a biopotential such as the ECG creates several
circuit requirements. First, because the ECG amplitudes vary
between different body locations and different subjects by up
to two orders of magnitude, an adjustable gain is required.
The gain of the PGA is set by Cin/Cf , where Cin = 12pF
and Cf is implemented as a 6-bit binary weighted capacitor
bank of 20fF to 1.28pF to adjust the PGA gain from 19dB
to 56dB.
Second, the AgCl electrode’s half-cell potential generates
approximately 200mV of near-DC electrode offset voltage
(EOV) which would saturate the amplifier if not removed. To
filter this EOV, PMOS pseudo-resistors (Rp) are used [9]. The
Rp’s are greater than 10TΩ but only occupy 10µm2, thus en-
abling on-die sub-Hz high pass filters and effectively removing
the EOV. The large Rp also allows the DC biasing of the am-
plifier inputs while maintaining a high input impedance, which
is needed due to the capacitive Cin. Furthermore, because the
input impedance is significantly larger than Relec ≈ 300kΩ,
any differential voltage caused by unequal and varying Relec
(such as during motion) is negligible.
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It should be noted that the high impedance at the PGA
input nodes leads to long start-up settling times. As a solution,
reset switches shown in Fig. 2 are added to the PGA inputs to
immediately shunt the input nodes to their final common-mode
DC voltage VCM during start-up.
The PGA’s op amp is a two-stage Miller-compensated op
amp. This topology is chosen because of its compatibility
with low voltage supply, wide output swing, and self-biasing.
Due to the low frequency and bandwidth requirements of
ECG signals (1Hz − 25Hz), the PGA can operate in deep
subthreshold with 90nA of bias current. The low gm leads to
a greater thermal noise spectral density, but the thermal noise
contribution is limited because of the PGA’s low bandwidth.
At this frequency, the dominant noise source is 1/f noise.
Chopper modulation at the PGA inputs is a possible method to
eliminate 1/f noise. However, chopper switches introduce a
current path between the PGA inputs. If there is any input
offset voltage, then an offset current would exist that can
saturate the PGA through the high resistance feedback Rp.
A solution is to use a GM − C servo-loop to provide a
current path, but it consumes additional current [10]. Without
chopping, the input 1/f noise can be designed to be within
1µVrms (0.5Hz − 50Hz) by appropriate transistor sizing,
which is acceptable for ECG signals that are typically at 1mV .
For these reasons, chopper modulation is not used.
The input-referred 1/f noise spectral density for this op















According to Equation (1), several design choices are made
to minimize 1/f noise. First, PMOS input transistors are
used because they offer lower noise coefficients than NMOS
transistors: K1 = Kp < Kn. Second, increasing W1 and
L1 will reduce the noise contribution of the input transistors.
However, excessive input transistor area will introduce signif-
icant parasitic capacitance at the drain of M2. This decreases
the frequency of the second pole and lowers the phase margin.
A dimension of 864µm/1.5µm (96 fingers of 9µm/1.5µm) is
chosen so that M1 and M2’s 1/f noise contributes to 40% of
total input noise. Third, increasing W3 and L3 will reduce the
noise contribution of the mirror transistors. However, signal
swing places an upper limit on W3 and process technology
places an upper limit on L3. A dimension of 100µm/20µm
(8 fingers of 12.5µm/20µm) is chosen so that M3 and M4’s
1/f noise contributes to 20% of total input noise.
B. QRS and Baseline Amplifiers
The PGA’s output is connected to the inputs of the QRS
and Baseline Amps. The function of the QRS Amp is to
amplify the ECG signal with a bandwidth that passes the QRS
complex. Meanwhile, the Baseline Amp has the same gain but
has a lower bandwidth that only passes the baseline signal.
In Fig. 3, both amplifiers use identical two-stage Miller-
compensated op amps in the non-inverting configuration. The
only difference is in the compensation capacitors (CC). The
Miller multiplied CC and a 0.5nA bias current create very
low corner frequencies while being area-efficient. For the QRS
Amp, CC = 560fF sets the low pass corner frequency at
25Hz, which passes the QRS complex. For the Baseline Amp,
CC = 15pF sets the low pass corner frequency at 1Hz, which




































































































































































































Fig. 3. The QRS Amp and the Baseline Amp schematic.
Both QRS and Baseline Amps have a fixed gain of
960fF/40fF = 28dB, thus resulting in an overall gain
range of 47dB to 84dB. At this overall gain range and with
VDD = 0.8V , the full dynamic range can be used to measure
ECG signals at various wearable locations on the body where
the ECG ranges from approximately 30µVpp to 3mVpp.
C. VDC Generator
The VDC generator’s function is to add VDC to VBaseline
to produce an adaptive threshold VBaseline+DC . The VDC










































































































































































































































































































































































































































































































































































































Fig. 5. The VDC generator in a) clock phase Φb and b) clock phase Φ.
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CV DD is a 4-bit binary weighted capacitor bank of 15fF to
155fF , and CGnd is a 7-bit binary weighted capacitor bank of
40fF to 5.1pF . CV DD and CGnd values are selected during
the initial VDC calibration by the microcontroller.
Non-overlapping clock phases Φ and Φb are generated on-
chip at 2.0kHz by a clock generator. The clock frequency
is chosen as a compromise between low power (favors lower
frequency) and low charge leakage (favors higher frequency).
During clock phase Φb (Fig. 5(a)), CV DD and CGnd are
respectively reset to VDD and ground. During the following
clock phase Φ (Fig. 5(b)), CV DC is charged to a final voltage
of VDC = VDDCV DD/(CV DD+CGnd). During the following
clock phase Φb, VDC is added to VBaseline to produce
VBaseline+DC , while CV DD and CGnd are again reset. Ctank
is present to reduce voltage ripples. With the selectable ranges
of CV DD and CGnd, VDC can be adjusted from 0% to 80% of
VDD. This range covers most situations where the interferer
or noise occupies up to 80% of VDD while having a lower
amplitude than the R-wave.
In consideration for long term at-home usage where the
ECG electrodes are applied by the wearer, the VDC generator
has the ability to generate negative VDC if the user accidentally
reverses the electrodes. This is symbolized by the two digital
blocks in Fig. 4 that can flip CV DC during phase Φb. In the
case that the ECG is reversed and CV DC is flipped, then the
heartbeat occurs when DOUT = 0 instead of DOUT = 1.







































































































































































































































































































































































































Fig. 6. The VDC generator’s internal circuit blocks: a) CVDC can be flipped
during phase Φb in the case of reversed electrodes, and b) the low leakage
switch implementation to prevent capacitor discharge [12].
Because the switching frequency is only 2.0kHz and
CV DC = 2.9pF , a leakage current of only 5.8pA can reduce
VDC by 1mV between clock cycles. To reduce switch leakage,
stacked switches with a push-pull buffer are implemented
based on [12]. The switch schematic is shown in Fig. 6(b) and
is used for all switches in Fig. 4. The two stacked switches
in Fig. 6(b) exponentially reduce the subthreshold Ileak by
decreasing the |VGS | of the wo switches. The push-pull buffer
drives VM to the same voltage as VB , thus further decreasing
Ileak by reducing the |VDS | of the switch closest to the
capacitor. All switch and buffer transistors are minimally sized
(PMOS: 400nm/180nm, NMOS: 220nm/180nm) to reduce
the effect of charge injection.
D. Comparator
The comparator’s role is to output a digital pulse when
a QRS complex has occurred, which is when VQRS >
VBaseline+DC . A dynamic latched comparator based on [13]
is used (Fig. 7). The dynamic topology is chosen because it
consumes power only when latching. This topology offers the
additional benefit of only using a single clock signal Φ, thus
placing no requirements on Φb timing.
M11 and M12 are added to reduce short circuit currents
through M13-M16 when VL and VR are transitioning. This is
important because short circuit currents of several nano-amps
can be a significant portion of the overall power. VBaseline+DC
contains switching transients from the VDC generator. How-
ever, these transients are designed to occur with Φb, which do




































































































































































































Fig. 7. The dynamic latched comparator with SR latch. The comparator is
based on [13].
M1-M4 g te lengths are set at 1µm to reduce geometry
mismatch. A Monte Carlo mismatch simulation of 100 runs
produces an input-referred comparator offset range of −13mV
to 16mV . However, as mentioned in Section II, no comparator
offset compensation is needed due to the VDC calibration
routine. The final output of the SR latch, DOUT , is a digital
signal that pulses when a heartbeat is detected.
E. Peripheral Circuits
All peripheral circuits and passive components are imple-
mented on-chip. These circuits include a fast startup current
reference for the amplifiers based on [14], a diode ladder
voltage reference to generate the common-mode voltage for
the PGA, and a clock generator that provides the 2.0kHz
non-overlapping clock signals for the VDC generator and the
comparator.
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IV. MEASUREMENT RESULTS
The ASIC is fabricated using a standard TSMC 0.18µm
1P6M CMOS technology. The die area is 1.8mm × 1.8mm
with an active area of 0.76mm2 as shown in Fig. 8.









































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Fig. 8. Die micrograph o the ECG ASIC with the circuit blocks labeled.
A. Testbench Measurements
The ECG’s amplification path goes through the PGA and
then the QRS Amp. Fig. 9 shows the gain response and input-
referred noise response at the highest gain setting. In the gain
response, the plot shows the sub-Hz high pass corner enabled
by the PGA and QRS Amp’s pseudo-resistors, the low pass
corner implemented by the QRS Amp’s low gm and large
Cc, and the 40dB/dec falloff at higher frequencies due to the
two poles from he PGA and the QRS Amp. In terms of noise
response, the circuit exhibits a 1/f characteristic below 10Hz
(or 1/
√









47 dB – 84 dB 47 dB – 88 dB
Passband 0.52 Hz – 51 Hz 0.50 Hz – 22 Hz
Unity-gain bandwidth 6.4 kHz 2.9 kHz
Input-referred noise
(in band)
0. µV rms 2.7 µV rms
CMRR 78 dB 66 dB
PSRR 53 dB 61 dB
Current consumption
(at 0.8 V)
92 nA 64 nA
Table I compares the simulated and measured results from
the PGA-QRS Amp signal path. Increasing the transistor bias
currents did not appreciably decrease the input-referred noise,
which indicates that the in-band noise is 1/f dominated as
Fig. 9 indicates. Because of this, the actual PGA’s bias current
is lowered compared to simulation, and the reduced low pass
frequency of 22Hz remains sufficient to preserve the ECG’s
QRS complex. The measured input-referred noise is greater
than the simulated noise by 2.7 times, which is likely attributed
to differences between the transistor model’s and the actual
transistor’s 1/f characteristics. The measured level of noise is
compatible with sensing the ECG, where the QRS amplitude
is typically 1mVpp.









































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Fig. 9. The measured PGA-QRS Amp signal path’s gain response and noise
response.
Table II lists the power consumption of each circuit block
at VDD = 0.8V . 87% of the total power is allocated to
the PGA due to bandwidth and thermal noise considerations.
The peripheral circuits consume 8.6% of the total power. The
ECG ASIC’s elimination of the ADC and the signal processor
enables it to reduce power consumption. Another portion of
the power saving is contributed by the PGA’s low bandwidth.
A further source of power saving is the ECG ASIC’s low VDD,
which is enabled by its tolerance to signal clipping.
TABLE II
SIMULATED VS. MEASURED POWER CONSUMPTION OF EACH CIRCUIT






QRS Amp 0.5 0.7
Baseline Amp 0.5 0.7
VDC generator 1.6 0.8
Comparator 0.3 0.4
Current reference 2.2 1.8
Voltage reference 2.2 1.0
Clock generator 2.0 2.2
Total 82.0 58.0
B. ECG Measurements
Fig. 10(a) to 10(d) show measured ECG and digital outputs
from various wearable ECG scenarios to demonstrate the
ASIC’s robustness in the presence of baseline drift, muscle
artifacts, and attenuated signal.
In Fig. 10(a), the at-rest chest ECG offers 1.8mVpp of stable
signal. Here, VDC is set to 0.3V so that VBaseline+DC is
approximately half of the VQRS amplitude. However, any VDC
setting between 0.1V and 0.65V would produce the correct
digital QRS output at DOUT .
In Fig. 10(b), the chest ECG contains significant baseline
drift due to motion. Despite the baseline drift, the same VDC
setting as in Fig. 10(a) results in a correct DOUT . In fact,
any VDC setting between 0.1V − 0.5V would be valid. This
demonstrates the ASIC’s tolerance to motion artifacts because
its adaptive threshold VBaseline+DC tracks the baseline drift.
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Fig. 10. a) Measured chest ECG at rest (gain = 52dB), b) measured chest
ECG with baseline drift due to motion artifacts (gain = 52dB), c) measured
chest ECG with muscle noise and signal clipping (gain = 64dB), and d)
measured head ECG with high gain due to attenuated signal (gain = 84dB).









































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Fig. 11. The wearable ASIC board at the head with wireless data transmission
to a computer.
In Fig. 10(c), pectoral muscle artifacts are present from
a rapid horizontal 90◦ arm movement. Also, an intentional
high gain of 64dB increases the amplified ECG to 2.8Vpp,
which is beyond VDD = 0.8V and is clipped. o produce
the correct DOUT , VDC needs to be increased to 0.5V so
that VBaseline+DC rises above VQRS’s muscle artifacts and
amplified T-waves. The QRS complex’s clipping does not
matter because the beat information is still present. This
scenario is an example of a significant change of measurement
condition leading to a new VDC setting.
To test the ASIC in the presence of an attenuated ECG
signal, we mount it at the head so that the ECG is measured
across the ear and the middle upper neck as shown in Fig. 11.
The ECG at this location is in the range of 30µVpp−40µVpp,
which is two orders of magnitude smaller than the standard
chest ECG. This attenuation is due to the pattern of the ECG
field lines at the head, which yield a very small potential
difference when projected onto the lead. Because of this
attenuation, the head ECG has a poor signal-to-noise ratio and
only R-waves are immediately visible [15].
Due to the attenuation, the gain is increased to 84dB to
sense the 30µVpp of ear ECG. At this high gain, a significant
portion of the amplified output is noise and R-wave clipping is
present, leading to an SNR of only 2.7dB. However, with the
identical VDC setting as in Fig. 10(a) and 10(b), VBaseline+DC
is able to rise above the noise and correctly capture the
heartbeats as shown by DOUT in Fig. 10(d).
C. Recovering the ECG R-wave Timing from DOUT
While DOUT provides an approximate timing of the ECG
R-wave, an accurate ECG R-wave timing is necessary for
several cardiovascular monitoring applications such as the
calculation of heart rate variability for disease prediction.









































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Fig. 12. Estimation of the R-wave timing using the midpoint timing of
DOUT .
Although the R-wave’s peak is clipped in DOUT , the orig-
inal R-wave timing can still be recovered with minimal error.
As shown by Fig. 12, the R-wave timing can be estimated
from the midpoint timing of DOUT pulses. This method is
tested on normal chest ECG records from ten subjects totaling
2,304 heartbeats from the MIT-BIH PhysioNet database and
from our MIT clinical test (MIT IRB approval #1104004449).
Midpoint estimated R-wave timings are compared with man-
ually annotated timings, the results of which are summarized
in Table III.
TABLE III
COMPARISON BETWEEN MIDPOINT-ESTIMATED R-WAVE TIMINGS AND














1 250 0.91 1.6 250
2 183 0.91 1.6 250
3 63 0.97 2.2 250
4 123 -1.70 1.6 250
5 73 -2.40 1.8 250
6 467 -1.50 0.71 500
7 363 -1.00 0.71 500
8 357 -2.80 0.72 500
9 226 -0.88 0.72 500
10 199 -0.29 0.84 500
Overall 2,304 -0.70 1.25 -
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In all ten subjects, the standard deviation of R-wave timing
error is less than the sampling period. This demonstrates
that the R-wave midpoint estimation method can accurately
recover the ECG peak timing information from DOUT . This
enables the use of the ECG ASIC for applications beyond
heartbeat detection, such as heart rate variability analysis,
where accurate R-wave timing is necessary.
V. CONCLUSION
An ECG ASIC for wearable heart monitoring is presented
that takes advantage of the ECG’s characteristics to extract
heartbeat timings in the presence of motion artifacts, muscle
noise, signal clipping, and attenuated ECG signals as low
as 30µV . Besides heartbeat detection, the R-wave timing is
extracted using a midpoint estimation method. R-wave timings
can be used for the calculation of predictive cardiovascular
parameters such as heart rate variability.
Implemented using a standard 0.18µm 1P6M CMOS tech-
nology, the ASIC consumes 58nW of power at 0.8V supply
and occupies 0.76mm2 of active die area. The ECG ASIC
has sufficiently low energy consumption for one year of
continuous operation from a 0.7mAh thin-film battery, making
it ideal for miniaturized and long term heartbeat monitoring in
extremely battery constrained applications such as implantable
pacemakers and defibrillators. Furthermore, the ECG ASIC’s
power consumption is in range of energy harvesting power
sources, thus making batteryless heartbeat monitoring a pos-
sibility.
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